RTL Design & Functional Verification (Cadence SimVision) • Developed digital designs using Verilog/SystemVerilog • Created and debugged testbenches • Performed functional verification using Cadence ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results